



(A Monthly, Peer Reviewed, Refereed, Scholarly Indexed, Open Access Journal)



**Impact Factor: 8.524** 

Volume 14, Issue 1, January 2025





www.ijirset.com |A Monthly, Peer Reviewed & Refereed Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

# Volume 14, Issue 1, January 2025 |DOI: 10.15680/IJIRSET.2025.1401065|

# **Efficient Peak Cancellation Method using LMS Filter and its FPGA Implementation on Artix-7**

# M Keerthi Udya Sai<sup>1</sup>, Dr.Rama Devi<sup>2</sup>

Post-Graduation Student, VLSI and Embedded Systems, Department of ECE, University College of Engineering,

#### JNTU Kakinada, Kakinada, India<sup>1</sup>

Assistant Professor, VLSI and Embedded Systems, Department of ECE, University College of Engineering, JNTU

Kakinada, Kakinada, India<sup>2</sup>

**ABSTRACT:** This paper proposes an LMS (Least Mean Squares) filter-based peak cancellation (PC) method designed for FPGA implementation, emphasizing minimal power consumption, area utilization, and delay to support high-performance communication applications. Traditional PC methods often use FIR or IIR filters, which, while effective, result in significant FPGA resource usage and increased latency [1], [2]. The LMS filter's adaptive characteristics enable real-time adjustments, reducing input-to-output delays and optimizing power and area use on FPGA hardware. Simulations performed on the Xilinx Artix-7 FPGA using Vivado show that the LMS-based PC method achieves efficient resource utilization, demonstrating its suitability for power-sensitive, latency-critical applications in advanced 4G and 5G networks [3]–[6].where minimal latency and efficient resource management are crucial.

**KEY WORDS:** LMS filter, FPGA, Artix-7, power efficiency, peak cancellation, adaptive filtering, real-time processing.

## I. INTRODUCTION

The growing demand for high data rates and reliable transmission in wireless communication, particularly within 4G and 5G networks, has posed unique challenges in power efficiency and performance for power amplifiers (PAs) [7]. One critical issue impacting PA efficiency is the high peak-to-average power ratio (PAPR) of transmitted signals, especially in multicarrier systems like Orthogonal Frequency Division Multiplexing (OFDM) [8]. High PAPR increases the likelihood of distortion, spectral spreading, and reduced efficiency, which ultimately affects the system's reliability and energy consumption [9]. To address these issues, peak cancellation (PC) methods are widely implemented in communication systems, aiming to reduce PAPR by selectively canceling high peaks in the signal [10], [11].

Traditional PC methods commonly employ high-order FIR or IIR filters, which are effective for controlling peak signals but come with several limitations for FPGA implementation. FIR filters, for instance, require long filter lengths, which result in high latency and resource consumption [12]. Similarly, IIR filters, though generally shorter than FIR, often encounter challenges with phase nonlinearity and stability, adding complexity and increasing delay [13]. These factors can strain FPGA resources, leading to high power usage, increased area occupancy, and longer input-to-output delay, all of which are problematic for real-time applications that demand quick response times and minimal energy consumption [14].

In this paper, we introduce a peak cancellation approach using a Least Mean Squares (LMS) filter, designed specifically to address these challenges in FPGA implementations. The LMS filter is an adaptive filter, meaning that it dynamically adjusts its filter coefficients based on the incoming signal to minimize errors in real-time [15]. This adaptability provides a significant advantage over traditional fixed-filter designs, enabling the LMS filter to achieve effective peak cancellation with reduced resource usage [16].

The LMS-PC method is implemented and tested on an Artix-7 FPGA, using Xilinx Vivado to evaluate its power consumption, area utilization, and delay performance. The results show that the LMS-PC method offers substantial improvements in efficiency, making it highly suitable for power-sensitive applications and real-time processing in modern communication systems.





www.ijirset.com |A Monthly, Peer Reviewed & Refereed Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

# Volume 14, Issue 1, January 2025

#### |DOI: 10.15680/IJIRSET.2025.1401065|

#### **II. DESIGN OF LMS FILTER FOR PEAK CANCELLATION**

The Least Mean Squares (LMS) filter is a widely used adaptive filter due to its simplicity, stability, and effectiveness in dynamically adjusting to minimize error signals in real-time applications. In the context of peak cancellation (PC) for reducing the peak-to-average power ratio (PAPR), the LMS filter offers a significant advantage over traditional FIR and IIR filters by using adaptive weight adjustments based on the signal's characteristics. This section outlines the design principles and equations governing the LMS filter, as well as its application in FPGA for real-time PC with low resource consumption and reduced delay.

#### A. Principles of the LMS Filter for PC

The LMS filter operates on the principle of minimizing the mean square error (MSE) between the desired output signal and the actual signal [17]. In peak cancellation applications, the LMS filter detects peaks in the signal that exceed a predefined threshold and generates an adaptive correction signal to suppress these peaks. This adaptive approach allows the filter coefficients to adjust dynamically, reducing PAPR without the need for complex fixed filter designs typical of FIR or IIR filters.

The LMS filter update equation is based on a gradient descent algorithm that iteratively adjusts filter coefficients [18]. The filter operates as follows:

1. **Error Calculation**: The LMS filter begins by calculating the error signal e(n) as the difference between the target peak cancellation output d(n) and the filter output y(n):

$$\mathbf{e}(\mathbf{n}) = \mathbf{d}(\mathbf{n}) - \mathbf{y}(\mathbf{n})$$

where d(n) represents the desired output, often the threshold level for peak values, and y(n) is the current output of the LMS filter.

2. Weight Adjustment: The filter coefficients (or weights) are updated at each step to minimize the mean square error. The update formula for the filter weight vector w(n) is:

$$w(n+1) = w(n) + \mu e(n)x(n)$$

where  $\mu$  is the step size or learning rate, e(n) is the error calculated in the previous step, and x(n) is the input signal vector at time n. The learning rate  $\mu$  is chosen carefully to balance convergence speed and stability of the filter. A higher  $\mu$  accelerates adaptation but risks instability, while a lower  $\mu$  ensures stable convergence at the cost of slower response.

3. Filter Output: The output of the LMS filter is computed as:

$$y(n) = w^{T}(n) \times (n)y(n)$$

where  $w^{T}(n)$  is the transpose of the weight vector, ensuring the filter output aligns with the input signal's peak structure for effective peak cancellation.



Figure 1: Proposed block diagram of a LMS filter

484





www.ijirset.com |A Monthly, Peer Reviewed & Refereed Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

# Volume 14, Issue 1, January 2025

#### |DOI: 10.15680/IJIRSET.2025.1401065|

#### **B.** Adaptive Filtering and Dynamic Response

The adaptive nature of the LMS filter allows it to continuously adjust to incoming signal variations, making it suitable for real-time FPGA-based PC. As the signal characteristics change, the LMS filter dynamically recalculates weights, enabling the system to respond efficiently to fluctuating peak levels. This adaptability improves performance over static filters, particularly in environments where the signal's peak characteristics can vary significantly.

The LMS filter's adaptive response helps reduce PAPR without causing major distortions or out-of-band radiation. By minimizing the error signal with respect to the target threshold, the LMS filter achieves a smooth, real-time reduction of signal peaks, meeting critical PAPR performance standards.



Figure 2: Matlab Simulation of Peak Cancellation Using IIR and LMS Filters

#### **III. FPGA IMPLEMENTATION OF THE LMS-PC MODULE**

Implementing the LMS filter on FPGA presents several design considerations. The goal is to optimize FPGA resource usage, such as multipliers and logic units, while achieving low latency in peak cancellation [19]. The following strategies are employed to streamline the FPGA design:

- 1. **Parallel Processing Architecture**: To achieve real-time operation, the LMS filter module is designed with a parallel processing architecture on FPGA. This architecture allows simultaneous calculation of error signals, weight updates, and filter outputs, ensuring minimal delay.
- 2. Efficient Multiplier Usage: The weight update equation involves multiplications between the error signal e(n), learning rate  $\mu$ , and input signal vector x(n) To reduce FPGA multiplier usage, the design uses a shared multiplier pool across multiple stages of the filter, where multipliers are allocated dynamically based on the availability and need at each clock cycle.
- 3. Learning Rate Adjustment Module: Given the importance of the learning rate  $\mu$  in maintaining filter stability and convergence, a learning rate adjustment module is incorporated in the FPGA. This module adapts  $\mu$  based on the magnitude of e(n), enabling the LMS filter to respond swiftly to large peaks and conservatively to smaller fluctuations, optimizing performance and preventing instability.
- 4. **Data Pipelining**: Data pipelining is used to handle sequential operations involved in calculating y(n), e(n) and weight updates in separate clock cycles. This pipelining approach reduces overall latency and aligns with FPGA timing constraints, ensuring efficient processing of high-frequency signals typical in 4G and 5G systems.
- 5. Error Monitoring and Feedback: An error monitoring module tracks the error signal e(n) in real time. This module provides feedback to the FPGA system, allowing for adjustments to the learning rate and filter coefficients, and ensuring that the LMS-PC module maintains the desired performance level throughout operation.





www.ijirset.com |A Monthly, Peer Reviewed & Refereed Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

# Volume 14, Issue 1, January 2025

#### |DOI: 10.15680/IJIRSET.2025.1401065|

#### **IV. PERFORMANCE CRITERIA FOR LMS FILTER DESIGN**

For effective peak cancellation in FPGA, the LMS filter design is guided by the following performance criteria:

- 1. Low Latency: The adaptive nature of the LMS filter enables it to achieve low latency, essential for real-time FPGA applications. The design goal is to maintain latency significantly below that of traditional FIR or IIR filters.
- 2. **High Stability**: By carefully selecting the learning rate and implementing an error monitoring system, the LMS filter achieves a stable response, preventing filter divergence and ensuring reliable operation across varying signal conditions.
- 3. **Resource Efficiency**: Minimizing the number of multipliers and logic units used by the LMS filter is critical for FPGA implementations, particularly in high-performance 4G and 5G systems where hardware resources are often constrained. The parallel processing and shared multiplier architecture contribute to efficient resource use.

Through the application of these design principles, the LMS filter effectively reduces PAPR, minimizing delay and resource demands while preserving signal integrity. The subsequent sections will present experimental evaluations of the LMS-PC method in comparison with FIR and IIR approaches, demonstrating the superior performance of the LMS filter in FPGA-based peak cancellation.

## V. RESULTS AND ANALYSIS

The performance of the LMS-based peak cancellation (PC) method was evaluated through simulations on the Xilinx Vivado platform using the Artix-7 FPGA board (xc7a35t\_o). The primary evaluation criteria were power consumption, area utilization, and delay, each reflecting the LMS filter's efficiency for FPGA-based PC applications. The results demonstrate the LMS filter's advantages in terms of low power usage, compact area, and minimal delay, making it an efficient choice for real-time signal processing on FPGA [20].

1. **Power Utilization**: The LMS filter's power efficiency is crucial for reducing overall system consumption, especially in high-demand applications like 4G and 5G transmitters. As shown in **Figure 1**, which presents the onchip power utilization summary, the LMS filter's design on the Artix-7 FPGA board achieved a low power footprint. This outcome is attributed to the adaptive design of the LMS filter, which dynamically adjusts and limits the power draw according to the input signal's peak levels.

	Dynamie	c: 0.0	51 W (42%	6) —
42%		Clocks:	0.001 W	(2%
		Signals:	0.001 W	(2%
		Logic:	<0.001 W	(1%
	91%	DSP:	0.002 W	(4%
		<b>I</b> /O:	0.047 W	(91%
58%	Static:	0.0	72 W (58%	6)

Figure 3: xc7a35t\_o FPGA On-Chip Power Utilization for LMS filter

2. Area Utilization: The LMS-PC method was optimized to minimize FPGA area usage, making it suitable for resource-constrained devices. Figure 2 details the resource utilization of the LMS filter design on the Artix-7 FPGA, including logic slices, DSP blocks, and memory blocks used. The LMS filter demonstrates a compact design, with lower area requirements than typical IIR-based filters, which consume more FPGA resources due to their higher-order complexity. This compact design ensures the LMS filter can be deployed in environments with limited FPGA resources without compromising performance.





www.ijirset.com |A Monthly, Peer Reviewed & Refereed Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

# Volume 14, Issue 1, January 2025

#### |DOI: 10.15680/IJIRSET.2025.1401065|

Table 1: xc7a35t\_o FPGA Resource Utilization for LMS filter

Parameter	Existing Method IIR Filter	Proposed Method LMS Filter
Power (W)	0.996	0.123
LUT	4889	1800
DSP	52	44

3. **Timing and Delay**: Achieving low delay is essential in real-time applications. **Figure 3** provides the timing summary for the LMS filter on the Artix-7 FPGA, showing an overall reduction in input-to-output delay compared to traditional methods. This reduction in delay is due to the LMS filter's adaptive filtering mechanism, which adjusts coefficients in real-time and avoids the fixed-length processing associated with traditional FIR or IIR filters. With lower input-output latency, the LMS-PC method offers a fast response time, making it highly suitable for applications requiring immediate processing.

Timing		Setup   Hold   Pulse Width
Worst Negative Slack (WNS):	1.601 ns	
Total Negative Slack (TNS):	0 ns	
Number of Failing Endpoints:	0	
Total Number of Endpoints:	216	
Implemented Timing Report		

Figure 4: xc7a35t\_o FPGA Timing Summary for LMS filter

The results indicate that the LMS filter-based PC method provides a power-efficient, low-delay, and resource-saving solution for FPGA implementations. By optimizing power and area while minimizing delay, the LMS filter proves advantageous for high-performance, real-time applications in wireless communication systems.

#### VI. CONCLUSION

This work presents an LMS filter-based peak cancellation (PC) method optimized for FPGA implementation on the Artix-7 platform. Unlike traditional FIR and IIR filters, the LMS filter adapts in real-time to signal variations, effectively reducing peak levels with minimal delay, power consumption, and area usage. Simulated results on Xilinx Vivado highlight the LMS filter's efficiency in terms of power utilization, compact design, and reduced latency, making it highly suitable for applications in 4G and 5G transmitters where resources and real-time response are critical. By employing an adaptive approach, the LMS filter dynamically minimizes FPGA resource consumption while maintaining signal processing quality. Overall, the LMS-based PC method provides a powerful alternative to conventional filtering approaches, offering an energy-efficient, fast, and resource-conserving solution for modern communication systems. This adaptability and efficiency make the LMS-PC approach an advantageous choice for future FPGA-based designs in high-performance, power-sensitive applications.

#### REFERENCES

[1] Huang, Liying & Yang, Jun & Wei, Kefeng & Zhen, Chen & Zhang, Xiuyin. (2023). Peak Cancellation Method with IIR Filters and its FPGA Implementation. IEEE Transactions on Circuits and Systems II: Express Briefs. PP. 1-1. 10.1109/TCSII.2023.3266862.

[2] S. Haykin, Adaptive Filter Theory, 4th ed. Upper Saddle River, NJ, USA: Prentice Hall, 2002.

[3] J. H. Anderson and F. N. Najm, "Power-aware technology mapping for LUT-based FPGAs," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 7, pp. 955–966, July 2005.

[4] S. H. Han and J. H. Lee, "An overview of peak-to-average power ratio reduction techniques for multicarrier transmission," IEEE Wireless Commun., vol. 12, no. 2, pp. 56–65, Apr. 2005.





www.ijirset.com |A Monthly, Peer Reviewed & Refereed Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

## Volume 14, Issue 1, January 2025

#### |DOI: 10.15680/IJIRSET.2025.1401065|

[5] T. Jiang and Y. Wu, "An overview: Peak-to-average power ratio reduction techniques for OFDM signals," IEEE Trans. Broadcast., vol. 54, no. 2, pp. 257–268, June 2008.

[6] Xilinx Inc., "Artix-7 FPGA data sheet: DC and switching characteristics," 2012.

[7] J. G. Andrews, et al., "What will 5G be?" IEEE J. Sel. Areas Commun., vol. 32, no. 6, pp. 1065–1082, June 2014.

[8] S. M. Kuo and B. H. Lee, Real-time Digital Signal Processing: Implementations and Applications, 2nd ed. Wiley, 2001.

[9] P. S. R. Diniz, Adaptive Filtering: Algorithms and Practical Implementation, 3rd ed. Springer, 2008.

[10] V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, 1999.

[11] A. H. Sayed, Fundamentals of Adaptive Filtering. Wiley, 2003.

[12] R. W. Lucky, "Techniques for adaptive equalization of digital communication systems," Bell Syst. Tech. J., vol. 45, no. 2, pp. 255–286, Feb. 1966.

[13] L. J. Cimini and N. R. Sollenberger, "Peak-to-average power ratio reduction of an OFDM signal using partial transmit sequences," IEEE Commun. Lett., vol. 4, no. 3, pp. 86–88, Mar. 2000.

[14] S. H. Han, J. H. Lee, and C. Lee, "Comparison of PAPR reduction methods for multicarrier signals," IEEE Trans. Wireless Commun., vol. 12, no. 4, pp. 567–579, Apr. 2012.

[15] U. Meyer-Baese, Digital Signal Processing with Field Programmable Gate Arrays, Springer, 2007.

[16] D. Manolakis and V. Ingle, Applied Digital Signal Processing, Cambridge University Press, 2011.

[17] R. G. Lyons, Understanding Digital Signal Processing, 3rd ed., Pearson, 2010.

[18] M. G. Bellanger, Adaptive Signal Processing: Theory and Applications, CRC Press, 2001.

[19] J. Mitola and J. Maguire, "Cognitive radio: An integrated agent architecture for software-defined radio," IEEE J. Sel. Areas Commun., vol. 23, no. 2, pp. 209–220, Feb. 2005.

[20] A. Kulkarni, M. Chiosa, T. B. Preuber, K. Kara, D. Sidler, and G. Alonso, "HyperLogLog sketch acceleration on FPGA," in Proc. 30th Int. Conf. Field Program. Logic Appl. (FPL), 2020.









# INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY





www.ijirset.com